View P2040A_1034786.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

October 2005 rev 1.2 LCD Panel EMI Reduction IC
Features
FCC approved method of EMI attenuation. Provides up to 20dB of EMI suppression. Generates a low EMI spread spectrum clock of the input frequency. Input frequency range: 30MHz to 100MHz. Optimized for VGA, SVGA, and higher resolution XGA LCD Panels. Internal loop filter minimizes external components and board space. Six selectable high spread ranges up to 2%. Two selectable modulation rates. SSON# control pin for spread spectrum enable and disable options. Low cycle-to-cycle jitter. Wide operating range. Low power CMOS design. Supports most mobile graphic accelerator specifications. Products available for automotive temperature range. (Refer Spread Spectrum Range Selection Tables) Available in 8-pin SOIC and TSSOP Packages. applications. The P2040A reduces
P2040A
electromagnetic
interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The P2040A allows significant system cost savings by reducing the number of circuit board layers ferrite beads, regulations. The P2040A uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method. The P2040A modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called `spread spectrum clock generation'. shielding and other passive components that are traditionally required to pass EMI
Applications
The P2040A is targeted towards digital flat panel applications for notebook PCs, palm-size PCs, office automation equipments and LCD monitors.
Product Description
The P2040A is a versatile spread spectrum frequency modulator designed specifically for digital flat panel
Block Diagram
SR0 SR1 MRA SSON#
VDD
Modulation CLKIN Frequency Divider Feedback Divider
PLL
Phase Detector
Loop Filter
VCO
Output Divider ModOUT
VSS
Alliance Semiconductor 2575 Augustine Drive * Santa Clara, CA * Tel: 408.855.4900 * Fax: 408.855.4999 * www.alsc.com
Notice: The information in this document is subject to change without notice.
October 2005 rev 1.2
Pin Configuration
CLKIN MRA SR1 VSS
1 2 8 7
P2040A
VDD SR0 ModOUT SSON#
P2040A
3 4 6 5
Pin Description Pin#
1 2 3 4 5 6 7 8
Pin Name
CLKIN MRA SR1 VSS SSON# ModOUT SR0 VDD
Type
I I I P I O I P
Description
External reference frequency input. Connect to externally generated reference signal. Digital logic input used to select modulation rate. This pin has an internal pull-up resistor. Digital logic input used to select Spreading Range. This pin has an internal pull-up resistor. Ground to entire chip. Connect to system ground. Digital logic input used to enable Spread Spectrum function (Active LOW). Spread Spectrum function enabled when LOW, disabled when HIGH. This pin has an internal pull-low resistor. Spread spectrum clock output. Digital logic input used to select Spreading Range. This pin has an internal pull-up resistor. Power supply for the entire chip (3.3V)
Modulation Selection (Commercial) MRA
0 0 0 0 1 1 1 1
SR1
0 0 1 1 0 0 1 1
SR0
0 1 0 1 0 1 0 1
Spreading Range
1.125 1.75 0.75 1.25 1.25 2.00 Reserved Reserved
Modulation Rate (KHz)
(FIN /40) * 34.72KHz (FIN /40) * 34.72KHz (FIN /40) * 34.72KHz (FIN /40) * 34.72KHz (FIN /40) * 20.83KHz (FIN /40) * 20.83KHz Reserved Reserved
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
2 of 9
October 2005 rev 1.2
Spread Range Selection at 50MHz (Automotive) MRA
0 0 0 0 1 1 1 1
P2040A
SR1
0 0 1 1 0 0 1 1
SR0
0 1 0 1 0 1 0 1
Spreading Range
1.25 2.00 1.00 1.50 1.25 2.00 1.25 2.00
Modulation Rate
(FIN/40) * 34.72KHz (FIN/40) * 34.72KHz (FIN/40) * 34.72KHz (FIN/40) * 34.72KHz (FIN/40) * 20.83KHz (FIN/40) * 20.83KHz (FIN/40) * 20.83KHz (FIN/40) * 20.83KHz
Spread Range Selection at 70MHz (Automotive) MRA
0 0 0 0 1 1 1 1
SR1
0 0 1 1 0 0 1 1
SR0
0 1 0 1 0 1 0 1
Spreading Range
1.00 1.50 0.70 1.00 1.15 2.00 1.15 1.75
Modulation Rate
(FIN/40) * 34.72KHz (FIN/40) * 34.72KHz (FIN/40) * 34.72KHz (FIN/40) * 34.72KHz (FIN/40) * 20.83KHz (FIN/40) * 20.83KHz (FIN/40) * 20.83KHz (FIN/40) * 20.83KHz
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
3 of 9
October 2005 rev 1.2
Spread Spectrum Selection
P2040A
The Modulation Selection Table defines the possible spread spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a percentage deviation of the center frequency. (Note: The center frequency is the frequency of the external reference input on CLKIN, pin1). For example, P2040A is designed for high-resolution, flat panel applications and is able to support an XGA (1024 x 768) flat panel operating at 65MHz (FIN) clock speed. A spreading selection of MRA=0, SR1=1 and SR0=0 provides a percentage deviation of 0.75% from FIN. This results in the frequency on ModOUT being swept from 64.51MHz to 65.49MHz at a modulation rate of 56.24KHz. Refer Modulation Selection Table. The example in the following illustration is a common EMI reduction method for a notebook LCD panel and has already been implemented by most of the leading OEM and mobile graphic accelerator manufacturers.
Application Schematic for Mobile LCD Graphics Controllers
65MHz from graphics accelerator
1
CLKIN MRA SR1 VSS
VDD SR0
8
2
P2040A
7
0.1F
+3.3V
3
ModOUT SSON#
Modulated 65MHz signal with 0.75 deviation and modulation rate of 56.24KHz. This signal is connected back to the spread spectrum input pin (SSIN) of the graphics accelerator.
6
4
5
Digital control for the SS enable or disable
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
4 of 9
October 2005 rev 1.2
Absolute Maximum Ratings Symbol
VDD, VIN TSTG TC TA TJ TDV
device reliability.
P2040A
Parameter
Rating
-0.5 to +7.0 -65 to +125 0 to 70 -40 to +125 150 2
Unit
V C C C C KV
Voltage on any pin with respect to Ground Storage temperature Operating temperature-Commercial Operating temperature - Automotive Junction Temperature Static Discharge Voltage (As per JEDEC STD22- A114-B)
Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect
DC Electrical Characteristics
(Test condition: All parameters are measured at room temperature (+25C) unless otherwise stated)
Symbol
VIL VIH IIL IIH VOL VOH IDD ICC VDD tON ZOUT Input low voltage
Parameter
Input high voltage Input low current (pull-up resistor on inputs SR0, SR1 and MRA) Input high current (pull-down resistor on input SSON#) Output low voltage (VDD = 3.3V, IOL = 20mA) Output high voltage (VDD = 3.3V, IOH = 20mA) Static supply current standby mode Dynamic supply current (3.3V and 10pF loading) Operating voltage Power-up time (first locked cycle after power up) Clock output impedance
Min
VSS - 0.3 2.0 -35 2.5 7 2.7 -
Typ
0.6 10 3.3 0.18 50
Max
0.8 VDD + 0.3 35 0.4 13 3.7 -
Unit
V V A A V V mA mA V mS
AC Electrical Characteristics Symbol
fIN fOUT tLH* tHL* tJC tD Input frequency Output frequency Output rise time (measured at 0.8V to 2.0V) Output fall time (measured at 2.0V to 0.8V) Jitter (cycle to cycle) Output duty cycle
Parameter
Min
30 30 0.7 0.6 45
Typ
0.9 0.8 50
Max
100 100 1.1 1.0 360 55
Unit
MHz MHz nS nS pS %
*tLH and tHL are measured into a capacitive load of 15pF
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
5 of 9
October 2005 rev 1.2
Package Information 8-lead (150-mil) SOIC Package
P2040A
E
H
D
A2
A
e B A 1
C L
D
Dimensions
Symbol Min
A1 A A2 B C D E e H L
Inches Max
0.010 0.069 0.059 0.020 0.010 0.004 0.053 0.049 0.012 0.007
Millimeters Min Max
0.10 1.35 1.25 0.31 0.18 4.90 BSC 3.91 BSC 1.27 BSC 6.00 BSC 0.41 0 1.27 8 0.25 1.75 1.50 0.51 0.25
0.193 BSC 0.154 BSC 0.050 BSC 0.236 BSC 0.016 0 0.050 8
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
6 of 9
October 2005 rev 1.2
P2040A
8-lead Thin Shrunk Small Outline Package (4.40-MM Body)
H
E D A2 A e B A1 L C
Dimensions Symbol Min
A A1 A2 B c D E e H L 0.020 0 0.002 0.033 0.008 0.004 0.114 0.169 0.026 BSC 0.252 BSC 0.028 8 0.50 0
Inches Max
0.043 0.006 0.037 0.012 0.008 0.122 0.177 0.05 0.85 0.19 0.09 2.90 4.30
Millimeters Min Max
1.10 0.15 0.95 0.30 0.20 3.10 4.50 0.65 BSC 6.40 BSC 0.70 8
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
7 of 9
October 2005 rev 1.2
Ordering Information Part number
P2040A -08-ST P2040A -08-SR P2040AF-08-ST P2040AF-08-SR P2040AG-08-ST P2040AG-08-SR I2040A-08-ST I2040A-08-SR I2040AF-08-ST I2040AF-08-SR I2040AG-08-ST I2040AG-08-SR P2040A-08-TT P2040A-08-TR P2040AF-08-TT P2040AF-08-TR P2040AG-08-TT P2040AG-08-TR I2040A-08-TT I2040A-08-TR I2040AF-08-TT I2040AF-08-TR I2040AG-08-TT I2040AG-08-TR
P2040A
Marking
P2040A P2040A P2040AF P2040AF P2040AG P2040AG I2040A I2040A I2040AF I2040AF I2040AG I2040AG P2040A P2040A P2040AF P2040AF P2040AG P2040AG I2040A I2040A I2040AF I2040AF I2040AG I2040AG
Package Type
8-Pin SOIC,Tube 8-Pin SOIC, Tape and Reel 8-Pin SOIC, Tube, Pb Free 8-Pin SOIC, Tape and Reel, Pb Free 8-Pin SOIC, Tube, Green 8-Pin SOIC, Tape and Reel, Green 8-Pin SOIC, Tube 8-Pin SOIC, Tape and Reel 8-Pin SOIC, Tube, Pb Free 8-Pin SOIC, Tape and Reel, Pb Free 8-Pin SOIC, Tube, Green 8-Pin SOIC, Tape and Reel, Green 8-Pin TSSOP, Tube 8-Pin TSSOP, Tape and Reel 8-Pin TSSOP, Tube, Pb Free 8-Pin TSSOP, Tape and Reel, Pb Free 8-Pin TSSOP, Tube, Green 8-Pin TSSOP, Tape and Reel, Green 8-Pin TSSOP, Tube 8-Pin TSSOP, Tape and Reel 8-Pin TSSOP, Tube, Pb Free 8-Pin TSSOP, Tape and Reel, Pb Free 8-Pin TSSOP, Tube, Green 8-Pin TSSOP, Tape and Reel, Green
Temperature
Commercial Commercial Commercial Commercial Commercial Commercial Industrial Industrial Industrial Industrial Industrial Industrial Commercial Commercial Commercial Commercial Commercial Commercial Industrial Industrial Industrial Industrial Industrial Industrial
Device Ordering Information
P2040A
F-08XX
SR - SOIC, T/R TT - TSSOP, TUBE TR - TSSOP, T/R ST - SOIC, TUBE Pin Count F = Lead Free and and RoHS compliant part G = Green Deviation (%) and Spread option Identifier DEVICE NUMBER Flow: P = Commercial Temperature Range (0C to 70C) I = Industrial Temperature Range (-40C to 85C)
Licensed under U.S Patent Nos 5,488,627 and 5,631,921
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
8 of 9
October 2005 rev 1.2
P2040A
Alliance Semiconductor Corporation 2575 Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com
Copyright (c) Alliance Semiconductor All Rights Reserved Preliminary Information Part Number: P2040A Document Version: v1.2
Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003
(c) Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
LCD Panel EMI Reduction IC
Notice: The information in this document is subject to change without notice.
9 of 9

▲Up To Search▲

Price & Availability of P2040A

	To Download P2040A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .